



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

11.8

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/635,006	08/06/2003	Koichi Fukuda	OKI.561	7606

20987 7590 08/21/2006

VOLENTINE FRANCO, & WHITT PLLC  
ONE FREEDOM SQUARE  
11951 FREEDOM DRIVE SUITE 1260  
RESTON, VA 20190

EXAMINER
----------

HU, SHOUXIANG

ART UNIT	PAPER NUMBER
----------	--------------

2811

DATE MAILED: 08/21/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

10/635,006

Applicant(s)

FUKUDA, KOICHI

Examiner

Shouxiang Hu

Art Unit

2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 12 June 2006.  
2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.  
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1,2,4-6,13,14 and 16-20 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.  
6) ☒ Claim(s) 1,2,4-6,13,14 and 16-20 is/are rejected.  
7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.  
8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☒ The specification is objected to by the Examiner.  
10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☒ All b) ☐ Some \* c) ☐ None of:  
1. ☒ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)  
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.  
4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.  
5) ☐ Notice of Informal Patent Application (PTO-152)  
6) ☐ Other: \_\_\_\_\_.

## **DETAILED ACTION**

### ***Pending claims***

According to previous office action, claims 1-2, 4-6, 13-14, and 16-20 are pending in this application, and remain active in this Office action.

### ***Claim Objections***

Claims 1-2, 4-6, 13-14, and 16-20 are objected to because of the following informalities and/or defects:

Claims 1 and 13 each recite the term of "uppermost surface of the isolation layer", but fail to clarify which side of the structure along which direction is the upper side that has the recited uppermost surface.

Appropriate correction is required.

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-2, 4-5, 13-14, 16-17, 19 and 20, as being best understood in view of the claim objections, are rejected under 35 U.S.C. 103(a) as being unpatentable over Wakahara (JP 2000-183355; 06/30/2000; of record) in view of Hwang (US 5,700,700).

Wakahara discloses an SOI-MOS transistor (Fig. 11) which is naturally capable of functioning as a full depletion type as the SOI layer (3) therein can be as thin as 50 nm (see Paragraph 0020), comprising: a substrate (1); a BOX layer (2); the SOI layer (3) including a channel region and a source/drain region (9, it is naturally impurity-activated; otherwise, the transistor would not be operative); an (element) isolation layer (4) siding the SOI layer on both of the two sides; a gate insulation layer (5); a gate electrode (6); a sidewall (11); and, a high mobility conductive layer including a deposited silicon layer (13b; see Paragraph 0029) underlying a silicide layer (15), wherein the high mobility conductive layer is on and/or extends to the impurity-doped source/drain region, the isolation layer (4) and the sidewall (11), and adjacent to the gate electrode (6). It is noted that the deposited silicon layer (13b) therein is naturally a polysilicon since the nature of the deposition in which at least a portion of the silicon layer (13b) is deposited on the isolation layer (4; silicon oxide); and, wherein the impurity-activated source/drain region and the deposited silicon layer (naturally a polysilicon) together naturally constitute a source/drain of the SOI-MOS transistor (naturally a fully depleted one), since the two are in direct contact with each other.

Wakahara does not expressly disclose that the deposited silicon layer can further extend on an uppermost surface of the isolation layer. However, as evidenced in Hwang (see Figs. 2d and 2E), one of ordinary skill in the art would readily recognize that such further extension can be desirably formed so as to further reduce the resistance for the source/drain (see the deposited polysilicon layer: layer 15 and/or the upper portion of layer 21).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to make the device of Wakahara with the deposited polysilicon layer being further extend on the uppermost surface of the isolation, per the teachings of Hwang, so that transistor with reduced source/drain resistance would be obtained.

Regarding claims 5 and 17, it is noted that thin silicon layer (3) in Wakahara is naturally about 20 to 80 percent of a total thickness of the polysilicon layer (13b) and the silicide layer (15), as shown in Figs. 10 and 11).

Claims 6 and 18, as being best understood in view of the claim objections above, are rejected under 35 U.S.C. 103(a) as being unpatentable over Wakahara in view of Hwang, and further in view of Cheng (US 2002/0171107).

The disclosures of Wakahara and Hwang are discussed as applied to claims 1-2, 4-5, 13-14, 16-17, 19 and 20 above.

Although Wakahara and Hwang do not expressly disclose that the thickness of the SOI layer (thin silicon layer) can be as thin as about 30 nm or less, it is art known that such thickness is well within the commonly recognized range for fully depletion type SOI layer for achieving desired good channel performance, as readily evidenced in the prior art such as Cheng (see Paragraph 0014).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to make the device collectively taught above by Wakahara and Hwang with the thickness of the SOI layer being less than about 30 nm, per the

teachings of Cheng, so that a full depletion SOI-MOS transistor with desired good channel performance would be obtained.

### ***Response to Arguments***

Applicant's arguments with respect to the claims rejected above have been considered but are moot in view of the new ground(s) of rejection.

### ***Conclusion***

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shouxiang Hu whose telephone number is 571-272-

1654. The examiner can normally be reached on Monday through Thursday, 7:30 AM to 6:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SH  
August 11, 2006



**SHOUXIANG HU**  
**PRIMARY EXAMINER**